PALS: Virtual Synchrony for Cyber-Physical Systems

Peter Ölveczky

University of Oslo

IFIP WG 1.3, Berlin, September 4, 2017

Based on work with Lui Sha and José Meseguer (UIUC); Kyungmin Bae (POSTECH); Steve Miller and Darren Cofer (Rockwell Collins); and others

Peter Ölveczky (University of Oslo)

PALS: Virtual Synchrony for CPSs

IFIP WG 1.3, Berlin, 2017

1 / 41

Motivation: Which Cabinet is Active?



< ロ > < 同 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > IFIP WG 1.3, Berlin, 2017

- 3

- Hard to design
 - race conditions, network delays, execution times, clock skews
- Hard to model check
 - state space explosion due to asynchrony
 - (impossible with explicit-state techniques?)

医下口 医下

Virtually Synchronous CPSs

Many CPSs virtually synchronous



http://www.cvel.clemson.edu/auto/systems/auto-systems.html

Peter Ölveczky (University of Oslo)

PALS: Virtual Synchrony for CPSs

IFIP WG 1.3, Berlin, 2017

(日) (同) (三) (三)

4 / 41

Virtually Synchronous CPSs

Many CPSs virtually synchronous



< ロ > < 同 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < 回 > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ >

Virtually Synchronous CPSs

Many CPSs virtually synchronous



https://web-material3.yokogawa.com/image_8434.jpg

Peter Ölveczky (University of Oslo)

PALS: Virtual Synchrony for CPSs

IFIP WG 1.3, Berlin, 2017

(日) (同) (三) (三)

4 / 41

- Time synchronization well understood (IEEE 1588, etc.)
- Bounded network delays

- 4 同 6 4 日 6 4 日 6

Formal patterns:

- Formalized and verified "design patterns"
- P a theory transformation

 $\langle \mathsf{theory}, \mathsf{params} \rangle \mapsto P(\mathsf{theory}, \mathsf{params})$

Peter Ölveczky (University of Oslo) PALS: Virtual Synchrony for CPSs IFIP WG 1.3, Berlin, 2017 6 / 41

ヨト・イヨト

• PALS: "physically asynchronous, logically synchronous"

reduce design and verification of a virtually synchronous CPS to its synchronous design

• PALS: "physically asynchronous, logically synchronous"

reduce design and verification of a virtually synchronous CPS to its synchronous design

• Transformation $(SD, \Gamma) \rightarrow PALS(SD, \Gamma)$

SD: synchronous design

 Γ : bounds on network delay, execution time, clock skew *PALS(SD*, Γ): corresponding distributed asynchronous design

• PALS: "physically asynchronous, logically synchronous"

reduce design and verification of a virtually synchronous CPS to its synchronous design

• Transformation $(SD, \Gamma) \rightarrow PALS(SD, \Gamma)$

• Correct by construction

 $SD \models \varphi$ if and only if $PALS(SD, \Gamma) \models \varphi^*$

Peter Ölveczky (University of Oslo)

PALS: Virtual Synchrony for CPSs

PALS Details I: Synchronous Model

Ensemble SD of state machines



• all machines perform a transition in lockstep

Peter Ölveczky (University of Oslo) PALS: Virtual Synchrony for CPSs IFIP WG 1.3, Berlin, 2017 8 / 41

Distributed implementation $PALS(SD, \Gamma)$ adds a "wrapper" around each state machine, with

- input buffer stores messages arrived during the round
- output buffer holds outgoing messages until they can be sent

Formalized in Real-Time Maude

4 B 6 4 B 6

PALS Details III: Some Assumptions

• External clock synchronization

- ► difference between "local clock" time and "real" (global) clock time is always less than e
- Local clock: $c_j : \mathbb{R}_{\geq 0} \to \mathbb{R}_{\geq 0}$
 - monotonic and piecewise continuous
 - $|c_j(x) x| < \epsilon$ for all "real" times x
- Time for (processing input + executing transition + generating output) ∈ [α_{min}, α_{max}] with 0 ≤ α_{min} ≤ α_{max}
- Message transmission time $\in [\mu_{\min}, \mu_{\max}]$ with $0 \le \mu_{\min} \le \mu_{\max}$

레이 소문이 소문이는 문

PALS Details IV: Optimal PALS Period

The smallest possible period T is

$$\mu_{max} + 2 \cdot \epsilon + \max(2 \cdot \epsilon - \mu_{min}, \alpha_{max})$$

Peter Ölveczky (University of Oslo) PALS: Virtual Synchrony for CPSs IFIP WG 1.3, Berlin, 2017 11 / 41

A B M A B M

- A state in *PALS(SD*, Γ) is stable iff all input buffers are full, all output buffers are empty, and there are no messages in transit
- The function sync maps stable states in PALS(SD, Γ) to states in SD
- Can define Kripke structures (SD_{ce}, L) for SD (with environment constraint c_e) and (PALS(SD, Γ), L') in the expected way

PALS Details VI: Main Correctness Result

Theorem

Given a formula $\varphi \in CTL^*(AP)$, and a state predicate stable $\notin AP$ characterizing stable states, there is a formula $\varphi_{stable} \in CTL^* \setminus \{\bigcirc\}(AP \cup \{stable\})$ defined as follows:

such that for each reachable stable state s in $PALS(SD, \Gamma)$ we have

 $(PALS(SD, \Gamma), L'), s \models \varphi_{stable} \quad \iff \quad (SD_{c_e}, L), sync(s) \models \varphi,$

13 / 41

where $L' : \mathcal{T}_{PALS(SD,\Gamma)_{GlobalSystem}} \rightarrow \mathcal{P}(AP \cup \{stable\})$ is a labeling function satisfying $L'(s) = L(sync(s)) \cup \{stable\}$ when s is a stable state, and stable $\notin L'(s)$ otherwise. Peter Ölveczky (University of Oslo) PALS: Virtual Synchrony for CPSs IFIP WG 1.3, Berlin, 2017

Case Study I: Which Cabinet is Active?



Peter Ölveczky (University of Oslo)

PALS: Virtual Synchrony for CPSs

IFIP WG 1.3, Berlin, 2017

(日) (同) (三) (三)

14 / 41

Case Study II: Requirements of Active Standby

- R_1 : Both sides should agree on which side is active (provided neither side has failed, the availability of a side has not changed, and the pilot has not made a manual selection).
- R_2 : A side that is not fully available should not be the active side if the other side is fully available (again, provided neither side has failed, the availability of a side has not changed, and the pilot has not made a manual selection).
- R_3 : The pilot can always change the active side (except if a side is failed or the availability of a side has changed).
- R_4 : If a side is failed the other side should become active.
- R_5 : The active side should not change unless the availability of a side changes, the failed status of a side changes, or manual selection is selected by the pilot.

Peter Ölveczky (University of Oslo) PALS: Virtual Synchrony for CPSs IFIP WG 1.3, Berlin, 2017 15 / 41

◆□ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ● ● ● ● ● ●

Verified synchronous design using LTL model checking in Maude

- properties do not hold
- verified modified properties

A B M A B M

Case Study IV: Comparison

Simplified asynchronous model in Real-Time Maude

- execution times 0; perfect clocks
 - no message delay
 - message delay 0 or 1

Model	Max.msg.dly	# states	ex.time	
Synchr.	n/a	185	0.1 sec.	
Asynchr.	0	3,047,832	1249 sec.	
Asynchr.	1	aborted		

Peter Ölveczky (University of Oslo)

IFIP WG 1.3, Berlin, 2017

17 / 41

Multirate Systems [Bae, Meseguer, Ölveczky]

• Components may have different frequencies

Peter Ölveczky (University of Oslo) PALS: Virtual Synchrony for CPSs IFIP WG 1.3, Berlin, 2017 18 / 41

Multirate Systems [Bae, Meseguer, Ölveczky]

- Components may have different frequencies
- Commercial airplane
 - aileron controllers 30-100 Hz
 - rudder controller 30-50 Hz
 - must synchronize to turn aircraft



Multirate PALS: extends PALS to multirate hierarchical control systems

Controller period multiple of faster periods

Multirate PALS: extends PALS to multirate hierarchical control systems

- Controller period multiple of faster periods
- Synchronous model:
 - all components must perform in lock-step
 - "slow down" fast components

Multirate PALS

Multirate PALS: extends PALS to multirate hierarchical control systems

- Controller period multiple of faster periods
- Synchronous model:
 - all components must perform in lock-step
 - "slow down" fast components



4 B 6 4 B

Details: Multirate PALS Synchronous Model

- Fast components perform k "internal transitions" in one step
 - reads/produces k-tuples of inputs/outputs
- Slow components read/produce single values

A B M A B M

Details: Multirate PALS Synchronous Model

- Fast components perform k "internal transitions" in one step
 - reads/produces k-tuples of inputs/outputs
- Slow components read/produce single values
- Input adaptors transform k-tuples to/from single values

• • = • • = •

Formalized multirate synchronous and asynchronous models

synchronous design $\models \Phi$ iff ("stable-state") asynchronous design $\models \Phi$

向下 イヨト イヨト ニヨ

Case Study: Turning an Airplane [with J. Krisiloff]



- 4 同 6 4 日 6 4 日 6

Turning an Airplane (I)





< 17 ▶

< ∃ ► < ∃ ►

э

Turning an Airplane (II)

Rolling causes adverse yaw

- sideslip in wrong direction
- use rudder to avoid this



Peter Ölveczky (University of Oslo)

PALS: Virtual Synchrony for CPSs

IFIP WG 1.3, Berlin, 2017

24 / 41

Case Study: Turning an Airplane (II)

Turning control algorithm:

A B M A B M

Case Study: Turning an Airplane (II)

Turning control algorithm:

• Pilot selects direction

Peter Ölveczky (University of Oslo) PALS: Virtual Synchrony for CPSs IFIP WG 1.3, Berlin, 2017 25 / 41

Case Study: Turning an Airplane (II)

Turning control algorithm:

- Pilot selects direction
- Controller moves ailerons and rudders to make optimal turn



3 N 4 3 N

Model Checking

- Pilot wants to turn plane 60°
- Desired properties:
 - ▶ yaw angle always < 1.0°</p>
 - goal direction reached within reasonable time
 - plane stable when goal direction reached

- Real-Time Maude analysis: textbook algorithm does not achieve safe turn
- We designed and analyzed modified algorithm

A B M A B M

Model Checking Performance (3000 ms bound)

- Synchronous model: 364 states
- Asynchronous model: 420,288 states
 - perfect clocks
 - no network delays

() < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < ()

Model-Based Development with PALS [Bae, Ölveczky, Meseguer,

Al-Nayeem]

Goal:

Make PALS design and verification methodology available to domain-specific modeling

Peter Ölveczky (University of Oslo) PALS: Virtual Synchrony for CPSs IFIP WG 1.3, Berlin, 2017 29 / 41

3 ∃ > < ∃ >

AADL: Industry standard for embedded systems modeling

- US Army, Honeywell, Airbus, Boeing, Dassault Aviation, EADS, ESA, Rockwell-Collins, Ford, Lockheed Martin, Raytheon, Toyota, U. S. Navy, ...
- OSATE: Eclipse plug-ins for AADL

레이 소문이 소문이는 문

Model-Based Development with PALS

Goal:

Use PALS design and verification methodology in domain-specific modeling

- Model synchronous design SD in (Multirate) Synchronous AADL
- **2** Verify SD using SynchAADL2Maude OSATE plugin

伺 と く ヨ と く ヨ と

Multirate Synchronous AADL Modeling Language

- Model synchronous designs
 - no need for hardware components

Multirate Synchronous AADL Modeling Language

- Model synchronous designs
 - no need for hardware components
- Language design choices:
 - use subset of AADL
 - constructs should have same meaning as in AADL
 - new property set MR-SynchAADL (rates, input adaptors, etc.)

Details: Multirate Synchronous AADL

AADL subset:

- hierarchical system, process, thread (and data) components
- ports and connections
- thread behavior in behavior annex
- periodic dispatch
- data ports
- "delayed" connections
- MR-SynchAADL properties

Formal Semantics of Multirate Synchronous AADL

- Formal semantics in Real-Time Maude
 - simulation, reachability analysis
 - LTL and timed CTL model checking

Peter Ölveczky (University of Oslo) PALS: Virtual Synchrony for CPSs IFIP WG 1.3, Berlin, 2017 34 / 41

- OSATE/Eclipse plug-in for Multirate Synchronous AADL
- Checks if model valid Multirate Synchronous AADL model
- Real-Time Maude LTL model checking within OSATE
 - automatic synthesis of Real-Time Maude model
 - easy to define LTL formulas (XML, predefined propositions)
 - fairly intuitive counterexamples
- Predefined atomic propositions:

component name | boolean expression

直 マイド・ イマン

Active standby verification in SynchAADL2Maude

Model	#States	Time
SynchAADL	203	0.6 s
Synch.	185	0.1 s
Asynch. (0)	3047832	1249 s
Asynch. (1)	n/a	n/a

Peter Ölveczky (University of Oslo) PALS: Virtual Synchrony for CPSs IFIP WG 1.3, Berlin, 2017 36 / 41

Model Checking the Airplane Turn

Desired properties:

- yaw angle always $< 1.0^{\circ}$
- goal direction (60) reached within reasonable time
- plane stable when goal direction reached

• • = • • = • = =

Model Checking the Airplane Turn

Desired properties:

- yaw angle always $< 1.0^{\circ}$
- goal direction (60) reached within reasonable time
- plane stable when goal direction reached

```
formula safeYaw: turnCtrl.mainCtrl.ctrlProc.ctrlThread
                        abs(currYaw) < 1.0:
requirement safety: [] safeYaw;
requirement safeTurn: safeYaw U (stable /\ reachGoal) in time <= 7200:
formula stable:
                           turnCtrl.mainCtrl.ctrlProc.ctrlThread
                               abs(currRol) < 0.5 and abs(currYaw) < 0.5;
                           turnCtrl | abs(curr_dr - 60.0) < 0.5;
formula reachGoal:
                                                    ◆□ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ● ● ● ● ● ●
Peter Ölveczky (University of Oslo)
                            PALS: Virtual Synchrony for CPSs
                                                       IFIP WG 1.3, Berlin, 2017
                                                                            37 / 41
```

💔 AADL Navigat 🛛 🖓 🖓	Main.aaxldi	ii 🔵 🗛	DL Maude Property Editor 🕱		- 0			
⇔ ⇔ 🖗 📄 🕏 ▽	SynchAADL2Maude Verification							
🔻 😭 ActiveStandBy	ADD Instance Medal							
Aadl	AADL INSTANCE MODEI							
 Aaxl Constraint 	Model Location:		/ActiveStandBy/aaxl/packages/Main_ActiveStandbySyst	tem_impl_Instance.aaxl				
▶ 🧁 rtmaude 🌉 Main_ActiveSta	Constraints Check Code Generation							
Main_ActiveSta Main_ActiveSta	Simulation Bound:			Perform Simula	tion			
Plugin_Resources	AADL Property Requirement							
	Name	Property		Categor	γ			
	R1 O ([] (noChangeAssumptionNextState -> O (agreeOnActiveSide \/ O (neitherSideFailed -> agre LTL							
	R2a O ([] ((noChangeAssumptionNextState /\ O side1FullyAvailable /\ O ~ side2FullyAvailable) -> (LTL							
	R3g [] ((~ manSelectPressed /\ agreeOnActiveSide /\ side1FullyAvailable /\ side2FullyAvailable /\ LTL							
	R4 [] (((side1Failed /\ ~ side2Failed) -> O (~ side2Failed -> side2Active)) /\ ((side2Failed /\ ~ s LTL							
	R5side1 [] (((side1Active /\ side1FullyAvailable /\ ~ manSelectPressed) -> (side1Active W (~ side1Fully LTL							
				Perform Verifica	tion			
	Verification Main_ActiveStandbySystem_impl_Instance.prop							
	AADL Prope	erty Values	🖹 Problems 🖼 Maude Console 🛛 🛛	🗼 🚮 🔚 💽 🖲 🌒 🔂	9 - 0			
	Ready. determini	istic time	Jystem_impi_instance featilerion of with mode increase		Ô			
	Result Bool : true	:			Ť			

Peter Ölveczky (University of Oslo)

PALS: Virtual Synchrony for CPSs

IFIP WG 1.3, Berlin, 2017 38 / 41



Peter Ölveczky (University of Oslo)

PALS: Virtual Synchrony for CPSs IFI

IFIP WG 1.3. Berlin, 2017

38 / 41



Peter Ölveczky (University of Oslo)

PALS: Virtual Synchrony for CPSs

IFIP WG 1.3, Berlin, 2017 38 / 41

• PALS abstracts away the time an event takes place

- cannot be abstracted away in hybrid systems
- sampling continuous environment + commands to environment
 - $\star\,$ depends on local clocks

• PALS abstracts away the time an event takes place

- cannot be abstracted away in hybrid systems
- sampling continuous environment + commands to environment
 - ★ depends on local clocks
- Nontrivial continuous behaviors
 - ODE
 - coupled environments

Hybrid PALS [Bae, Ölveczky, Kong, Gao, Clarke]

- Include time when sensing and actuating local environment
- Abstracts from
 - asynchronous communication
 - network delays
 - execution times
 - message buffering

() < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < () < ()

Hybrid PALS [Bae, Ölveczky, Kong, Gao, Clarke]

- Include time when sensing and actuating local environment
- Abstracts from
 - asynchronous communication
 - network delays
 - execution times
 - message buffering
- Symbolically encode all possible local clocks
- Formal analysis problems encoded in SMT
 - satisfiability decidable up to given precision $\delta > 0$
- Case studies:
 - airplane turn
 - networked water tank controllers
 - networked thermostat controllers

4 B 6 4 B 6

Conclusions

- PALS reduces design and verification of distributed CPSs to designing and verifying underlying synchronous designs
 - abstracts away clock skews, network delays, execution times, asynchronous communication, buffering, timeouts, ...
 - enables explicit-state model checking

Conclusions

- PALS reduces design and verification of distributed CPSs to designing and verifying underlying synchronous designs
 - abstracts away clock skews, network delays, execution times, asynchronous communication, buffering, timeouts, ...
 - enables explicit-state model checking
- Makes model checking of distributed CPSs feasible

A B M A B M

Conclusions

- PALS reduces design and verification of distributed CPSs to designing and verifying underlying synchronous designs
 - abstracts away clock skews, network delays, execution times, asynchronous communication, buffering, timeouts, ...
 - enables explicit-state model checking
- Makes model checking of distributed CPSs feasible
- Efficiency demonstrated on nontrivial avionics systems

A B + A B +

- PALS reduces design and verification of distributed CPSs to designing and verifying underlying synchronous designs
 - abstracts away clock skews, network delays, execution times, asynchronous communication, buffering, timeouts, ...
 - enables explicit-state model checking
- Makes model checking of distributed CPSs feasible
- Efficiency demonstrated on nontrivial avionics systems
- Synchronous AADL: model and verify synchronous designs using AADL inside OSATE

레이 소문이 소문이는 문

- PALS reduces design and verification of distributed CPSs to designing and verifying underlying synchronous designs
 - abstracts away clock skews, network delays, execution times, asynchronous communication, buffering, timeouts, ...
 - enables explicit-state model checking
- Makes model checking of distributed CPSs feasible
- Efficiency demonstrated on nontrivial avionics systems
- Synchronous AADL: model and verify synchronous designs using AADL inside OSATE
- Extended to multi-rate and hybrid CPSs

레이 소문이 소문이는 문